

## Avionics Band RF Power LDMOS FET

The high power transistor part number ILD1011M160HV is designed for Avionics systems operating at 1030-1090 MHz. Operating at 50µs, 2% pulse conditions this LDMOS FET device supplies a minimum of 160 watts of power at 1030/1090 MHz. All devices are 100% screened for large signal RF parameters.



### Silicon LDMOS FET

- High Power Gain
- Superior thermal stability

### Class AB Operation

- Gate biased to  $I_{DQ} = 10 \text{ mA}$

### Configuration

- Common Source

### Gold Metal

- Maximum Reliability

### Package

- Thermally enhanced
- Pb-free and RoHS-compliant

### Epoxy Sealed Lid

- Gross Leak Qualified

### RF Test Fixture

- Broadband
- Matched to 50 ohms
- Long-term Correlation
- 100% Device RF Screening
- No External Tuning required

## TYPICAL DATA    TYPICAL DATA    TYPICAL DATA    TYPICAL DATA

Devices	Freq (MHz)	$V_{DD}$ (V)	$P_{IN}$ (W)	IRL (dB)	$P_{OUT}$ (W)	Gain (dB)	$I_{PK}$ (A)	$N_d$ (%)	$n'_d$ (%)	Droop (dB)	VSWR	
											1.5:1	20:1
D4690-3	1090	50	4	17	179	16.51	7.25	49.4	53.0	0	S	P

Pulse format = 50µs, 2%,  $I_{DQ} = 10\text{mA}$

$n_d$  = Drain efficiency (including bias current)

$n'_d$  = Drain efficiency (excluding bias current)

**MAXIMUM RATINGS**

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Drain-Source Voltage	$V_{DS}$	--	92	V	--
BD	Gate-Source Voltage	$V_{GS}$	--	20	V	--
BD	Storage Temperature Range	$T_{STG}$	-55	+200	°C	--
BD	Operating Junction Temperature Range	$T_J$	-55	+200	°C	--
Note	Screen 'BD' = parameter qualified By Design.					

**THERMAL CHARACTERISTICS**

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Thermal Resistance	$R_{TH(JC)}$	--	0.11	°C/W	$V_D=50V, I_{DQ}=10mA, T_F=25\pm 5^\circ C, P_{OUT}=160W$
Note	Screen 'BD' = parameter qualified By Design.					

**PROCESSING SPECIFICATIONS**

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	DC Wafer Probe	--	--	--	--	Per Integra specification.
Q1	Wafer DC and RF Qualification	--	--	--	--	Per Integra specification.
LM	Wire Bond Strength	--	--	--	--	Line monitor per Integra specification.
100%	Pre-cap visual inspection	--	--	--	--	Per Integra specification
100%	Gross leak test	--	--	--	--	MIL-STD-750D, Method 1071, Test Condition C
Note	Screen 'Q1' = parameter is qualified by assembly and test of 3 pieces minimum per wafer.					
Note	Screen 'LM' = parameter is qualified by assembly line monitor.					

**DC ELECTRICAL CHARACTERISTICS**

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Drain-Source Breakdown Voltage	$BV_{DSS}$	92	--	V	$I_D = 10mA, V_{GS} = 0V, T_F = 25\pm 5^\circ C$
100%	Drain Leakage Current	$I_{DSS}$	--	7	$\mu A$	$V_{DS} = 50V, V_{GS} = 0V, T_F = 25\pm 5^\circ C$
100%	Gate Threshold Voltage	$V_{GSTH2}$	2.75	4.75	V	$I_D = 100mA, T_F = 25\pm 5^\circ C, V_{DS} = 5V$
100%	Gate Leakage Current	$I_{GSS}$	--	1	$\mu A$	$V_{GS} = 5V, V_{DS} = 0V, T_F = 25\pm 5^\circ C$


**RF ELECTRICAL CHARACTERISTICS**

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Input Return Loss	IRL	10	--	dB	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ .
BD	Maximum Overdrive	$P_{IN(MAX)}$	--	8	W	$V_{DD}=50V$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ .
100%	Power Gain	$G_P$	16.0	18.5	dB	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ .
100%	Output Power	$P_{OUT}$	160	283	W	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ .
100%	Drain Efficiency	$N_d'$	45	75	%	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ .
100%	Pulse Amplitude Droop	D	-0.5	0.5	dB	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ .
100%	Stability into 1.5:1 VSWR	VSWR-S			--	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse=50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ . Rotate 1.5:1 output VSWR through 360° phase. No oscillatory or pulse break-up characteristics allowed on detected output pulse.
100%	Load Mismatch Tolerance	LMT		3:1	--	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse =50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ . Rotate 3:1 output VSWR through 360° phase. Survival.
BD	Load Mismatch Tolerance	LMT		20:1	--	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse =50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ . Rotate 20:1 output VSWR through 360° phase. Survival.
BD	Pulse Risetime	RT		60	ns	$V_{DD}=50V$ , $P_{IN}=4W$ , Pulse =50 $\mu$ s, 2%, $T_F=25\pm 5^\circ C$ , $F=F1$ , $I_{DQ}=10mA$ . Measure between 10% and 90% detected power points.
Note 1	F1 =1090 MHz.					
Note 2	Pulse format = 50 $\mu$ s, 2%					
Note 3	$T_F$ = Device flange temperature.					
Note 4	Screen 'BD' = parameter qualified By Design.					

**RF TEST FIXTURE IMPEDANCE CHARACTERISTICS**

Frequency (MHz)	$Z_{IF}$ ( $\Omega$ )	$Z_{OF}$ ( $\Omega$ )
1090	0.86-j0.86	1.84-j0.26
Impedance Definition		

**PACKAGE DIMENSIONAL OUTLINE DRAWING**




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.225	0.235	5.71	5.96
B	0.055	0.065	1.40	1.65
C	0.795	0.805	20.19	20.44
D	0.140	0.160	3.55	4.06
E	0.125	0.135	3.18	3.43
F	0.557	0.567	14.14	14.40
G	0.077	0.087	1.95	2.20
H	0.215	0.245	5.46	6.22
I	0.215	0.245	5.46	6.22
J	0.004	0.006	0.10	0.15
K	0.210	0.220	5.33	5.58
L	0.225	0.235	5.71	5.96
M	0.355	0.365	9.01	9.27

PIN SCHEDULE	
1	GATE
2	SOURCE
3	DRAIN

NOTES:  
LID: LID-PL32-1


**RF TEST FIXTURE – ASSEMBLY AND PARTS LIST**

**1090 MHZ CIRCUIT**




COMPONENT	DESCRIPTION
DUT	TRANSISTOR ILD1011M160HV MOUNT HARD TO THE RIGHT
PC BOARD	ROGERS #RD 3010 10.2, .025" 1oz. Cu
C1, C2	CHIP CAPACITOR ATC100A 39pF
C3, C4	TANTALUM AVX 4.7uF, 50V ESR=0.3ohms
C5	CHIP CAPACITOR CERAMIC ATC100B 1000pF 250V
C6, C7	CHIP CAPACITOR ATC100B 47pF
C8, C9	ELECTROLYTIC CAPACITOR 68uF / 63V
C10	ELECTROLYTIC CAPACITOR 4700uF / 50V
R1	RESISTOR 1206-300ohms
GS (12 PLACES)	GROUND SHIM, COPPER, TH=0.001"
CONN 1, CONN 2	SMA CONNECTOR DS #205C-5636-02
INPUT PC BOARD CARRIER	2 INCH BRASS-07 (2.0")
OUTPUT PC BOARD CARRIER	2 INCH BRASS-07 (2.0")
TRANSISTOR CARRIER	2 INCH COPPER-P22
TRANSISTOR CLAMP	NORYL CLAMP-06
ALUMINUM HEAT SINK	2 INCH HEATSINK-11
DC CONN 1	BANANA JACK, BLACK
DC CONN 2	BANANA JACK, RED
NOTE	FIXTURE HARDWARE DRAWINGS AVAILABLE ON REQUEST USE CORNELL DUBILIER ALUMINUM FLAT PACK "MLP" SERIES OR SIMILAR FOR STORAGE CAPACITOR.

**RF TEST FIXTURE – CIRCUIT DIMENSIONS IN MILS**



**RF TEST FIXTURE – ELECTRICAL SCHEMATIC**



**DEFINITIONS**

<b>Data Sheet Status</b>	
Proposed Specification	This data sheet contains proposed specifications.
Preliminary Specification	This data sheet contains specifications based on preliminary measurements and data.
Product Specification	This data sheet contains final product specifications.
<b>Maximum Ratings</b>	
Stress above one or more of the maximum ratings may cause permanent damage to the device. These are maximum ratings only. Operation of the device at these or at any other conditions above those given in the characteristics sections of the specification is not implied. Exposure to maximum values for extended periods of time may affect device reliability.	

**DISCLAIMER**

Integra Technologies Inc. reserves the right to make changes without further notice to any products herein. Integra Technologies Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Integra Technologies Inc. assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Integra Technologies Inc. products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Integra Technologies Inc. customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Integra Technologies Inc. for any damages resulting from such improper use or sale.